Technical Leader – Digital Design

Description: 

The project involves development and verification of digital designs for ASICs and FPGAs using Verilog or System Verilog to meet functional and performance requirements.